

15.6" Grant 1.0 / 17.3" Bogart 1.0
Intel Huron River Sandy Bridge 32nm SV PGA988B i3, i5 DC 35W/ i7 QC 45W

15.6",17.3" GDDR5 x 4(1GB), Seymour XT M2(29x29) 15W Muxless Hybrid Switchable
15.6",17.3" GDDR5 x8(1GB,2GB), Whistler XT M2(29x29) 35W Muxless Hybrid Switchable

POWER

Adapter-in Jack w/Smart pin
DC in Conn
Battery Conn
CHARGER: +VCHGR

3.3VSTBY / 5VSTBY 41

DDR3: 1.5V / 0.75VS_DDR_VTT
DDR_VTTR 46

CPU CORE
45W/35W : CPU_CORE 42, 43

CPU PLL : 1.8VS LDO 47

1.1V LDO : USB3.0 37

UMA in CPU: VGFX_CORE 43

CPU IO: 1.05VS_VCCIO 44
== PCH CORE: 1.05VS

CPU IO(0.9V~0.8V): VCCSA 45

POWER GOOD 38

RUN POWER /SUS POWER 39

POWER GOOD 39

5VSTBY----> 5VS 39

1.5V ----> 1.5VS == 1.5VS_CPUVDDQ39

3.3VSTBY----> 3.3VS 39

3.3VSTBY----> 3.3VSTBY_PCH 39

3.3VSTBY----> 3.3V_LAN 39

POWER of
Discrete VGA

VGA_CORE 57
35W /25W / 15W: VGA_CORE

LDO: VGA_1.0VS 56


LDO: VGA_1.8VS 56

3.3VS == VGA_3.3VS 56

1.5V ----> VGA_1.5VS 56

BACO 56

DGPU_PWROK 56
DGPU_PERST#



DMI
Differential 85ohm (single 50)
n,p mismatch <5mils
maximum mis-match between inter-pairs :
7000 mils (177.8 mm)
Max: [2000 to 8000 mils, 3vias]
436735 Huron River Design Guide 1.0


FDI
Differential 85ohm (single 50)
n,p mismatch <5mils
pair to pair mismatch < 7 inches
Max:
3vias : 2000 to 8000 mils
4vias : 2000 to 6500 mils

DP_ICOMPO :
Trace Width : 12 mils (0.305 mm)
To other Signals : 15 mils (0.381 mm)
Routing Length : 500 mils (12.7 mm)

DP_COMPIO :
PEG_RCOMPO
Trace Width : 4 mils (0.102 mm)
To other Signals : 15 mils (0.381 mm)
Routing Length : 500 mils (12.7 mm)

eDP
Differential 85ohm (single 50)
n,p mismatch <5mils
pair to pair mismatch < 7 inches
Max:
2vias : 2000 - 8000 mils
4vias : 2000 - 8000 mils

eDP
Differential 85ohm (single 50)
n,p mismatch <5mils
pair to pair mismatch < 7 inches
Max:
4vias : 2000 - 5000 mils
436735 Huron River Design Guide 1.0





PEG_ICOMPO :
Trace Width : 12 mils (0.305 mm)
To other Signals : 15 mils (0.381 mm)
Routing Length :500 mils (12.7 mm)

PEG_ICOMPI :
PEG_RCOMPO
Trace Width : 4 mils (0.102 mm)
To other Signals : 15 mils (0.381 mm)
Routing Length : 500 mils (12.7 mm)

Intel PEG
Differential 80ohm(single 48ohm)


HPMH-11-0010000110G	IC	CPU	SNB	1G8	Q15M	D0	rPGA988B
HPMH-11-00100000111G	IC	CPU	SNB	2G	Q15C	D0	rPGA988B
HPMH-11-00100000112G	IC	CPU	SNB	2G2	Q154	D0	rPGA988B
HPMH-11-00100000113G	IC	CPU	SNB	2G5	Q17N	J0	rPGA988B
HPMH-11-00100000114G	IC	CPU	SNB	2G6	Q16P	J0	rPGA988B
HPMH-11-00100000115G	IC	CPU	SNB	2G7	Q16M	J0	rPGA988B
HPMH-11-00100000116G	IC	CPU	SNB	2G5	Q17N	J0	rPGA988B
HPMH-11-00100000117G	IC	CPU	SNB	2G2	Q1CL	D1	rPGA988B
HPMH-11-00100000118G	IC	CPU	SNB	2G3	Q1CG	D1	rPGA988B
HPMH-11-00100000119G	IC	CPU	SNB	2G	Q1CN	D1	rPGA988B
HPMH-11-00100000120G	IC	CPU	SNB	2G	Q1NS	D2	rPGA988B
HPMH-11-00100000121G	IC	CPU	SNB	2G2	Q1NN	D2	rPGA988B
HPMH-11-00100000122G	IC	CPU	SNB	2G3	Q1NC	D2	rPGA988B
HPMH-11-00100000123G	IC	CPU	SNB	2G1	Q1SP	J1	rPGA988B
HPMH-11-00100000124G	IC	CPU	SNB	2G3	Q1SD	J1	rPGA988B
HPMH-11-00100000125G	IC	CPU	SNB	2G5	Q1RX	J1	rPGA988B
HPMH-11-00100000126G	IC	CPU	SNB	2G6	Q1S6	J1	rPGA988B
HPMH-11-00100000127G	IC	CPU	SNB	2G7	Q1S2	J1	rPGA988B
HPMH-11-00100000128G	IC	CPU	SNB	2G	SR02Y	D2	rPGA988B
HPMH-11-00100000129G	IC	CPU	SNB	2G2	SR014	D2	rPGA988B
HPMH-11-00100000130G	IC	CPU	SNB	2G3	SR012	D2	rPGA988B





FLEX Computing


Project Name : H710DI1		Title : CPU_3/7_DDR3	
Size :	Document Number : HPMH-40GAB6600-B130	Rev : B	
Date: Monday, November 08, 2010		Sheet : 4	of 63




Pulled up on motherboard to 3.3 V.
Also routed to CPU through a 0
series resistor.

VCCIO_SEL On CRB
H_SNB_IVB#_PWRCTRL = low, 1.0V
H_SNB_IVB#_PWRCTRL = high/NC, 1.05V

Voltage selection for VCCIO: For Huron
River platforms, this pin must be pulled high
on the motherboard




CFG Straps for PROCESSOR



FLEX Computing

Project Name : H710DI1		Title : CPU_4/7_RSVD_CFG	
Size :	Document Number : HPMH-40GAB6600-B130		Rev : B
Date: Monday, November 08, 2010		Sheet : 5 of 63	

POWER



- CPU_CORE
- AG35 VCC1
- AG34 VCC2
- AG33 VCC3
- AG32 VCC4
- AG31 VCC5
- AG29 VCC6
- AG28 VCC7
- AG27 VCC8
- AG26 VCC9
- AF35 VCC10
- AF34 VCC11
- AF33 VCC12
- AF32 VCC13
- AF31 VCC14
- AF30 VCC15
- AF29 VCC16
- AF28 VCC17
- AF27 VCC18
- AF26 VCC19
- AD35 VCC20
- AD34 VCC21
- AD33 VCC22
- AD32 VCC23
- AD31 VCC24
- AD30 VCC25
- AD29 VCC26
- AD28 VCC27
- AD27 VCC28
- AD26 VCC29
- AC35 VCC30
- AC34 VCC31
- AC33 VCC32
- AC32 VCC33
- AC31 VCC34
- AC30 VCC35
- AC29 VCC36
- AC28 VCC37
- AC27 VCC38
- AC26 VCC39
- AA35 VCC40
- AA34 VCC41
- AA33 VCC42
- AA32 VCC43
- AA31 VCC44
- AA30 VCC45
- AA29 VCC46
- AA28 VCC47
- AA27 VCC48
- AA26 VCC49
- Y35 VCC50
- Y34 VCC51
- Y33 VCC52
- Y32 VCC53
- Y31 VCC54
- Y30 VCC55
- Y29 VCC56
- Y28 VCC57
- Y27 VCC58
- Y26 VCC59
- Y25 VCC60
- V34 VCC61
- V33 VCC62
- V32 VCC63
- V31 VCC64
- V30 VCC65
- V29 VCC66
- V28 VCC67
- V27 VCC68
- V26 VCC69
- U35 VCC70
- U34 VCC71
- U33 VCC72
- U32 VCC73
- U31 VCC74
- U30 VCC75
- U29 VCC76
- U28 VCC77
- U27 VCC78
- U26 VCC79
- R35 VCC80
- R34 VCC81
- R33 VCC82
- R32 VCC83
- R31 VCC84
- R30 VCC85
- R29 VCC86
- R28 VCC87
- R27 VCC88
- R26 VCC89
- R35 VCC90
- P34 VCC91
- P33 VCC92
- P32 VCC93
- P31 VCC94
- P30 VCC95
- P29 VCC96
- P28 VCC97
- P27 VCC98
- P26 VCC99
- VCC100

CORE SUPPLY

SVID

SENSE LINES



8.5A


MB Bottom Socket Cavity

MB Top Socket Cavity


VCCIO at CPU

7/06 delet 330uF X2
poewr side have 330uF X3
(3x 330 μ F for 2012 capable designs)
follow Huron River Platform Power Delivery (439028)

50 ohm reference GND




Layout Note:
Alert#(AJ29) signal must be routed between
the Clock and Data lines to reduce the cross
talk between them. Spacing recommendations
from the "Asynchronous Signal General
Routing Guideline" of the Huron River
PDG have to be met.



POWER

CN_CPU801G



- AT24 VAXG1
- AT23 VAXG2
- AT21 VAXG3
- AT20 VAXG4
- AT18 VAXG5
- AT17 VAXG6
- AR24 VAXG7
- AR23 VAXG8
- AR21 VAXG9
- AR20 VAXG10
- AR18 VAXG11
- AR17 VAXG12
- AP24 VAXG13
- AP21 VAXG14
- AP20 VAXG15
- AP18 VAXG16
- AP17 VAXG17
- AN24 VAXG18
- AN23 VAXG19
- AN21 VAXG20
- AN20 VAXG21
- AN18 VAXG22
- AN17 VAXG23
- AM24 VAXG24
- AM23 VAXG25
- AM21 VAXG26
- AM20 VAXG27
- AM18 VAXG28
- AM17 VAXG29
- AL24 VAXG30
- AL23 VAXG31
- AL21 VAXG32
- AL20 VAXG33
- AL18 VAXG34
- AL17 VAXG35
- AK24 VAXG36
- AK23 VAXG37
- AK21 VAXG38
- AK20 VAXG39
- AK18 VAXG40
- AK17 VAXG41
- AJ24 VAXG42
- AJ23 VAXG43
- AJ21 VAXG44
- AJ20 VAXG45
- AJ18 VAXG46
- AJ17 VAXG47
- AH24 VAXG48
- AH23 VAXG49
- AH21 VAXG50
- AH20 VAXG51
- AH18 VAXG52
- AH17 VAXG53
- AH16 VAXG54

SENSE LINES


VREF

DDR3 - 1.5V RAILS


SA RAIL

MISC


1.8V RAIL




Sandy Bridge_FOXCONN_P298927-3641-41F



poewr side have 330uF X2 (NA X 1)




poewr side have 330uF X2(NA)




VCCSA_SEL Voltage Selection Table

VID[0] Pin C22	VID[1] Pin C24	VCCSA Vout	2011 processor	2012 processor
0	0	0.90 V	Yes	Yes
0	1	0.80 V	Yes	Yes
1	0	0.725 V	No	Yes
1	1	0.675 V	No	Yes




Layout

Four 0402 0.1uF stitching capacitors added between +V1.5_DIMM & +V1.5S_CPU_VDDQ S3PowerReduction checklist




1. MB Bottom Socket Cavity 10uFX2
2. MB Bottom Socket Edge 10uFX1
3. VCCSA at processor




CN CPU8011

Sandy Bridge_FOXCNN_PZ98927-3641-41F



CN CPU801H


Sandy Bridge_FOXCNN_PZ98927-3641-41F



FLEX Computing


Project Name : H710DI1		Title : CPU_7/7_VSS	
Size :	Document Number : HPMH-40GAB6600-B130		Rev : B
Date: Monday, November 08, 2010			Sheet : 8 of 63

Channel-A




DDR3 RVS 9.2H_DDRRK-20410-TP9D
CONN DDR3 RVS DDRRK-20410-TP9D 204P 9.2H

Note:
SO-DIMMA SPD Address is 0xA0
SO-DIMMA TS Address is 0x30




CONN DDR3 RVS DDRRK-20410-TP9D 204P 9.2H


Layout
Place these caps close to Pin203 and 204.



Follow Intel CRB & CHKList 1uF x 4
Due to Manchester SODIMM not butterfly,
The decoupling ability can not share to 2 DIMMs.
JasonW20100206




Layout
0.1uF Caps for CMD,CLK,CTRL return path
Place Caps on the same side as SO-DIMM
and close to VDD Pin.




FLEX Computing			
Project Name :		Title :	
H710DI1		DDR3_SO-DIMM1_CHA(9H2)	
Size :	Document Number :		Rev :
	HPMH-40GAB6600-B130		B
Date: Monday, November 08, 2010		Sheet :	9 of 63

Channel-B




DDR3 RVS 5.2H_DDRRK-20410-TP5B
CONN DDR3 RVS DDRRK-20410-TP5B 204P 5.2H

7/26 Matutina Modify



Layout
Place these caps close to Pin203 and 204.

Follow Intel CRB & CHKList 1uF x 4
Due to Manchester SODIMM not butterfly,
The decoupling ability can not share to 2 DIMMs.
JasonW20100206



Layout
0.1uF Caps for CMD,CLK,CTRL return path
Place Caps on the same side as SO-DIMM
and close to VDD Pin .



Note:
SO-DIMMB SPD Address is 0xA4
SO-DIMMB TS Address is 0x34

SO-DIMM Address			
SA0_DIM0 = 0, SA1_DIM0 = 0	SPD	0xA0	
	TS	0x30	
SA0_DIM1 = 0, SA1_DIM1 = 1	SPD	0xA4	
	TS	0x34	




FLEXComputing

Project Name :	H710DI1	Title :	DDR3_SO-DIMM2 CHB(5H2)
Size :	Document Number :	Rev :	B
HPMH-40GAB6600-B130			
Date : Monday, November 08, 2010	Sheet :	10	of 63


Debug Port




U811B






```
Clock termination for FCIM
1. External clock present: 10k unstuffed
2. External clock no present: 10k stuffed
```






WWW.AliSaler.Com

COUGARPOINT (LVDS,DDI)





U811E			
326	TP1	RSVD1	AY7
326	TP2	RSVD2	AV7
425	TP3	RSVD3	AUX
J16	TP4	RSVD4	BC1
316	TP5		
438	TP6	RSVD5	AT10
437	TP7	RSVD6	BC2
K43	TP8		
445	TP9	RSVD7	AL2
C18	TP10	RSVD8	AT4
N30	TP11	RSVD9	AT3
H3	TP12	RSVD10	AT1
412	TP13	RSVD11	AY3
M4	TP14	RSVD12	AT5
M5	TP15	RSVD13	AV3
Y13	TP16	RSVD14	AV1
424	TP17	RSVD15	BB1
446	TP18	RSVD16	BA3
445	TP19	RSVD17	BB8
	TP20	RSVD18	BB3
		RSVD19	BB7
		RSVD20	BB9
		RSVD21	BD4
		RSVD22	BF6
321	TP21		
420	TP22	RSVD23	AV5
346	TP23	RSVD24	AV1
	TP24		
		RSVD25	AT8
E28	TP25	RSVD26	AY5
C30	TP26	RSVD27	BA2
C32	TP27		
J32		RSVD28	AT12
		RSVD29	BF3




DB-USB Port 0	00
DB-USB Port 1	
MB-USB Port 2	00
MB-USB Port 3	
USB-WLAN Port 4	
USB-BT Port 5	
USB-FT Port 8	
USB-WEBCAM Port 9	
USB-TOUCH SCREEN PORT 10	
*USB-Port1 and port9 for BIOS debug tool	



1. 14 USB ports are not available on all Standard SKU's.
2. SFF USB ports are only 12 port




COUGARPOINT (GPIO,VSS_NCTF,RSVD)





GPI048	0ohm NA High = Strong (Default)
SV_SET_UP	0ohm Mounted Low = Weak




PWA rev	GPI13 (RJ807)	GPI57 (RJ6)
SI	0	0
PV	0	1
MV	1	0
Reserved	1	1



DC or QC HM65 or HM67	GPI12(RJ809) Bit 1	GPI52(RJ808) Bit 0
DC CPU(35W) HM65 PCH	0	0
DC CPU(35W) HM67 PCH	0	1
QC CPU(45W) HM67 PCH	1	0
QC CPU(45W) HM67 PCH	1	1




This signal has a weak internal pull-up.
Note: the internal pull-up is disabled after
PLTRST# deasserts.



RJ806	RJ803	RJ804	RJ7	platform	platform ID	SI	PV	
0(B)	0(B)	0(B)	0(B)	Grant 1.0 SG w/ AMD Seymour & Intel Graphic (Beats)	0x1656			
0(B)	0(B)	0(B)	1(A)	Grant 1.0 SG w/ AMD Whistler & Intel Graphic (Beats)	0x1657	SKU4		
0(B)	0(B)	1(A)	0(B)	Grant 1.0 UMA (Beats)	0x1658	SKU2		
0(B)	0(B)	1(A)	1(A)	Grant 1.0 SG w/ AMD Seymour & Intel Graphic (non Beats/Dolby)	0x3581	SKU3		
0(B)	1(A)	0(B)	0(B)	Grant 1.0 SG w/ AMD Whistler & Intel Graphic (non Beats/Dolby)	0x3582			
0(B)	1(A)	0(B)	1(A)	Grant 1.0 UMA (non Beats/Dolby)	0x3583	SKU1		
0(B)	1(A)	1(A)	0(B)	Bogart 1.0 SG w/ AMD Seymour & Intel Graphic+Subwoofer(Beats)	0x1659	SKU5,6		
0(B)	1(A)	1(A)	1(A)	Bogart 1.0 SG w/ AMD Whistler & Intel Graphic+Subwoofer(Beats)	0x165A	SKU7,8		


COUGARPOINT (POWER)



FLEX Computing

Project Name : H710D11		Title : PCH_7/10_POWER 1	
Size :	Document Number : HPMH-40GAB6600-B130	Rev : B	
Date: Monday, November 08, 2010		Sheet : 18	of 63

COUGARPOINT (POWER)



COUGARPOINT (GND)

U811I

AY4	VSS[159]	H46
AY42	VSS[160]	K18
AY46	VSS[161]	K26
AY8	VSS[162]	K39
B11	VSS[163]	K46
B15	VSS[164]	K7
B19	VSS[165]	L18
B23	VSS[166]	L2
B27	VSS[167]	L20
B31	VSS[168]	L26
B35	VSS[169]	L28
B39	VSS[170]	L36
B7	VSS[171]	L46
F45	VSS[172]	M12
BB12	VSS[173]	M18
BB16	VSS[174]	M22
BB20	VSS[175]	M24
BB22	VSS[176]	M30
BB24	VSS[177]	M32
BB28	VSS[178]	M34
BB30	VSS[179]	M38
BB38	VSS[180]	M4
BB4	VSS[181]	M42
BB46	VSS[182]	M46
BC14	VSS[183]	M8
BC18	VSS[184]	N18
BC2	VSS[185]	P30
BC22	VSS[186]	N47
BC26	VSS[187]	P11
BC32	VSS[188]	P18
BC34	VSS[189]	T33
BC36	VSS[190]	P40
BC40	VSS[191]	P43
BC42	VSS[192]	P47
BC48	VSS[193]	P7
BD46	VSS[194]	R2
BD5	VSS[195]	R48
BE22	VSS[196]	T12
BE26	VSS[197]	T37
BE40	VSS[198]	T4
BF10	VSS[199]	W34
BF12	VSS[200]	T46
BF16	VSS[201]	T47
BF20	VSS[202]	T8
BF22	VSS[203]	V11
BF24	VSS[204]	V17
BF26	VSS[205]	V26
BF28	VSS[206]	V27
BD3	VSS[207]	V29
BF30	VSS[208]	V31
BF38	VSS[209]	V36
BF40	VSS[210]	AF27
BF8	VSS[211]	AF29
BG17	VSS[212]	AF31
BG21	VSS[213]	AF38
BG33	VSS[214]	AF4
BG44	VSS[215]	AF42
BG8	VSS[216]	AF46
BH11	VSS[217]	AF5
BH15	VSS[218]	AF7
BH17	VSS[219]	AF8
BH19	VSS[220]	AG19
H10	VSS[221]	AG2
BH27	VSS[222]	AG31
BH31	VSS[223]	AG48
BH33	VSS[224]	AH11
BH35	VSS[225]	AH3
BH39	VSS[226]	AH36
BH43	VSS[227]	AH39
BH7	VSS[228]	AH40
D3	VSS[229]	AH42
D12	VSS[230]	BE10
D16	VSS[231]	BG41
D18	VSS[232]	G14
D22	VSS[233]	H16
D24	VSS[234]	T36
D26	VSS[235]	BG22
D30	VSS[236]	AJ34
D32	VSS[237]	AJ33
D34	VSS[238]	C22
D38	VSS[239]	AP13
D42	VSS[240]	M14
D8	VSS[241]	AP3
E18	VSS[242]	AP1
E26	VSS[243]	BE16
G18	VSS[244]	BC16
G20	VSS[245]	BG28
G26	VSS[246]	BJ28
G28	VSS[247]	
G36	VSS[248]	
G48	VSS[249]	
H12	VSS[250]	
H18	VSS[251]	
H22	VSS[252]	
H24	VSS[253]	
H26	VSS[254]	
H30	VSS[255]	
H32	VSS[256]	
H34	VSS[257]	
F3	VSS[258]	

CougarPoint_Rev_1p0

U811H

H5	VSS[0]	AK38
AA17	VSS[1]	AK4
AA2	VSS[2]	AK42
AA3	VSS[3]	AK46
AA33	VSS[4]	AK8
AB34	VSS[5]	AL16
AB11	VSS[6]	AL17
AB14	VSS[7]	AL19
AB39	VSS[8]	AL2
AB4	VSS[9]	AL21
AB43	VSS[10]	AL23
AB5	VSS[11]	AL26
AB7	VSS[12]	AL27
AC19	VSS[13]	AL31
AC2	VSS[14]	AL33
AC21	VSS[15]	AL34
AC24	VSS[16]	AL48
AC33	VSS[17]	AM11
AC34	VSS[18]	AM14
AC48	VSS[19]	AM36
AD10	VSS[20]	AM39
AD11	VSS[21]	AM43
AD12	VSS[22]	AM45
AD13	VSS[23]	AM46
AD19	VSS[24]	AM7
AD24	VSS[25]	AN2
AD26	VSS[26]	AN29
AD27	VSS[27]	AN3
AD33	VSS[28]	AN31
AD34	VSS[29]	AP12
AD36	VSS[30]	AP19
AD37	VSS[31]	AP28
AD38	VSS[32]	AP30
AD39	VSS[33]	AP32
AD4	VSS[34]	AP38
AD40	VSS[35]	AP4
AD42	VSS[36]	AP42
AD43	VSS[37]	AP46
AD45	VSS[38]	AP8
AD46	VSS[39]	AR2
AD8	VSS[40]	AR48
AE2	VSS[41]	AT11
AE3	VSS[42]	AT13
AF10	VSS[43]	AT18
AF12	VSS[44]	AT22
AD14	VSS[45]	AT26
AF16	VSS[46]	AT28
AF19	VSS[47]	AT30
AF24	VSS[48]	AT32
AF26	VSS[49]	AT34
AF27	VSS[50]	AT38
AF29	VSS[51]	AT42
AF31	VSS[52]	AT46
AF38	VSS[53]	AT7
AF4	VSS[54]	AU24
AF42	VSS[55]	AU30
AF46	VSS[56]	AV16
AF5	VSS[57]	AV20
AF7	VSS[58]	AV24
AF8	VSS[59]	AV30
AG19	VSS[60]	AV38
AG2	VSS[61]	AV4
AG31	VSS[62]	AV43
AG48	VSS[63]	AV8
AH11	VSS[64]	AW14
AH3	VSS[65]	AW18
AH36	VSS[66]	AW2
AH39	VSS[67]	AW22
AH40	VSS[68]	AW26
AH42	VSS[69]	AW28
BE10	VSS[70]	AW32
BG41	VSS[71]	AW34
G14	VSS[72]	AW36
H16	VSS[73]	AW40
T36	VSS[74]	AW48
BG22	VSS[75]	AV11
AJ34	VSS[76]	AV12
AJ33	VSS[77]	AV22
AK12	VSS[78]	AY28
AK3	VSS[79]	

CougarPoint_Rev_1p0

FLEX Computing		
Project Name : H710D11		Title : PCH_9/10_GND
Size :	Document Number : HPMH-40GAB6600-B130	Rev : B
Date : Monday, November 08, 2010	Sheet : 20	of 63

Signal	Usage	When Sampled	Internal PULL	Comment
SPKR	No Reboot	Rising edge of PWROK	Internal PD (The internal PD is disabled after PLTRST# de-asserts)	H: If the signal is sampled high, this indicates that the system is strapped to the No Reboot mode L: Cougar Point will disable the TCO Timer system reboot feature (Chipset Config Registers' Offset (3410h:Bit 5)). Default
INIT3_3V#	Reserved	Rising edge of PWROK	Internal PU (The internal PU is disabled after PLTRST# de-asserts)	This signal should not be pulled low
GNT[3]#/GPIO[55]	Top-Block Swap Override	Rising edge of PWROK	Internal PU (The internal PU is disabled after PLTRST# de-asserts)	H: Top Block Swap Mode disabled Default L: If the signal is sampled low, this indicates that the system is strapped to the Top Block swap mode
INTVRMEN	Integrated 1.05 V VRM Enable / Disable	Always	NA	H: Integrated 1.05V VRMs enabled Default This signal should always be External pulled high L: Integrated 1.05V VRMs disabled
GNT1#/GPIO51/	Boot BIOS Strap bit [1] BBS[1]	Rising edge of PWROK	Internal PU (The internal PU is disabled after PLTRST# de-asserts)	GNT1# SATA1GP Boot BIOS Location 0 0 LPC 0 1 Reserved 1 0 PCI 1 1 SPI Default
SATA1GP/ GPIO19	Boot BIOS Strap bit[0] BBS[0]	Rising edge of PWROK	Internal PU (The internal PU is disabled after PLTRST# de-asserts)	
GNT2#/GPIO53	ESI Strap (Server Only)	Rising edge of PWROK	Internal PU (The internal PU is disabled after PLTRST# de-asserts)	H: Should not be pulled low for desktop and mobile Default ESI compatible mode is for server platforms only. L: Configures DMI for ESI compatible operation
HDA_SDO	Flash Descriptor Security Override/ ME Debug Mode	Rising edge of RSMRST#	Internal PD	H: If sampled high, the Flash Descriptor Security will be overridden. L: If strap is sampled low, (Default) the security measures defined in the Flash Descriptor will be in effect. This signal should not be pulled high
DF_TVS	DMI and FDI Tx/ Rx Termination Voltage	Rising edge of PWROK	Internal PD	The internal pull-down is disabled after PLTRST# deasserts
GPIO28	On-Die PLL Voltage Regulator	Rising edge of RSMRST# pin	Internal PU	H: The On-Die PLL voltage regulator is enabled when sampled high Default L: When sampled low the On-Die PLL Voltage Regulator is disabled
HDA_SYNC	On-Die PLL Voltage Regulator Voltage Select	Rising edge of RSMRST# pin	Internal PD	H: On-Die PLL VR is supplied by 1.5 V Default L: On-Die PLL VR is supplied by 1.8 V
GPIO15	TLS Confidentiality	Rising edge of RSMRST# pin	Internal PD The weak internal pull-down is disabled after RSMRST# deasserts	H: Intel ME Crypto TLS cipher suite with confidentiality Default L: Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality
L_DDC_DATA	LVDS Detected	Rising edge of PWROK	Internal PD The internal pull-down is disabled after PLTRST# deasserts.	H: LVDS is detected Default L: LVDS is not detected
SDVO_CTLRDATA	Port B Detected	Rising Edge of PWROK	Internal PD (The internal PD is disabled after PLTRST# de-asserts)	H: Port B is detected L: Port B is not detected Default
DDPC_CTLRDATA	Port C Detected	Rising edge of PWROK	Internal PD (The internal PD is disabled after PLTRST# de-asserts)	H: Port C is detected L: Port C is not detected Default
DDPD_CTLRDATA	Port D Detected	Rising edge of PWROK	Internal PD (The internal PD is disabled after PLTRST# de-asserts)	H: Port D is detected L: Port D is not detected Default
DSWVRMEN	Deep S4/S5 Well On-Die Voltage Regulator Enable	Always	NA	If strap is sampled high, the Integrated Deep S4/S5 Well (DSW) On-Die VR mode is enabled.
SATA2GP/ GPIO36	Reserved	Rising edge of PWROK	Internal PD (The internal pull-down is disabled after PLTRST# deasserts.)	NOTE: This signal should not be pulled high when strap is sampled.
SATA3GP/ GPIO37	Reserved	Rising edge of PWROK	Internal PD (The internal pull-down is disabled after PLTRST# deasserts.)	NOTE: NOTE: This signal should not be pulled high when strap is sampled.
GPIO8	Reserved	Rising edge of RSMRST#	Internal PU (Pull-up is disabled after RSMRST# is deasserted.)	NOTE: This signal should not be pulled low

PAD24 1 SPKR (12,33)

PAD21 1 INIT3_3V# (17)

R70 1 2 1K NA STRAP_GNT3# (16)

+V3.3A_RTC
R896 1 2 330K PCH_INVRMEN (12)

R69 1K NA R943 1K NA
STRAP_GNT1# (16)
STRAP_SATA1GP (12)

PAD10 1 STRAP_GNT2# (16)

3.3VS
R1115 1 2 1K NA PCH_HDA_SDO (12,29)

1.8VS R933
PLACE 2.2K CLOSE TO THE BRANCHING POINT
(3) H_SNB_IVB# R929 1 2 1K DF_TVS (17)

PAD35 1 PLL_ODVR_EN (17)

3.3VSTBY_PCH
R107 1 2 1K HDA_SYNC_R (12)

3.3VSTBY_PCH
R939 1 2 1K STRAP_PCH_GPI15 (17)

+V3.3A_RTC
R1067 1 2 330K
R899 1 2 330K NA DSWODVRN DSWODVRN (14)

R1110 1 2 10K NC_PCH_GPI36 (17)

R151 1 2 10K FDI_OVRVLTG FDI_OVRVLTG (17)

R918 1 2 1K STRAP_PCH_GPO8 (17)

NO REBOOT	
NA	Low=Disable(Default)
MOUNTED	High=Enable

A16 swap override Strap	
STP_A160VR	Low = A16 swap override High = Default

INTVRMEN= Integrated SUS 1.05V VRM Enable
--

Flash Descriptor Security Override	
PCH_HDA_SDO	NA Low=Disable(Default) MOUNTED High=Enable

DMI & FDI Termination Voltage	
DF_TVS	Set to Vss when LOW Set to Vcc when HIGH

PLL ON DIE VR ENABLE	
PLL_ODVR_EN	ENABLE- UNSTUFF DISABLE-STUFF

HR only support 1.5 V
HDA_SYNC need PU to HDA SUS rail through 1k ohm
for 451710_451710 SPEC


DSWODVRN - On Die DSW VR Enable	
Pull High	Enable (Default)
Pull Down	Disable

DMI TERMINATION VOLTAGE OVERRIDE	
GPIO36	LOW - Tx, Rx terminated to same voltage (DC Coupling Mode) DEFAULT

FDI TERMINATION VOLTAGE OVERRIDE	
GPIO37 (FDI_OVRVLTG)	LOW - Tx, Rx terminated to same voltage (DC Coupling Mode) DEFAULT

GPIO8 Integrated Clock Chip Enable	
High	: Disable
Low	: Enable(default)

FLEX Computing			
Project Name : H710D11		Title : PCH_10/10_STRAP	
Size :	Document Number : HPMH-40GAB6600-B130	Rev : B	
Date: Monday, November 08, 2010		Sheet: 21	of 63




- | | | | |
|---------------------------------|--|----------------------------------|------------|
| FLEX Computing | | | |
| Project Name :
H710DI1 | | Title :
eDP_LVDS CONN_HP Logo | |
| Size : | Document Number :
HPMH-40GAB6600-B130 | | Rev :
B |
| Date: Monday, November 08, 2010 | | Sheet : | 23 of 63 |

WWW.AliSaler.Com



HDD


Layout Notice:
0.01uF series cap close to connector
follow SATA Signal Connection Checklist



2nd HDD


FOR 17" MB USE WTB CONNECTOR

CONN SPEC: 0.3A/PIN



Layout Notice:
0.01uF series cap close to connector
follow SATA Signal Connection Checklist

ODD




Layout Notice:
0.01uF series cap close to connector
follow SATA Signal Connection Checklist

TDC: 2A

Change to Cable type Conn

ODD Zero Power

Check if meet max current!!



G-Sensor

G-SENSOR


ST HP3DC

3.3VS

ADDR: 0011000x(30h) - SDO PD

ADDR: 0011010x(32h) - SDO NC

SINK: ??mA@VoL=0.33V(MAX)




Pin 8
1: I2C mode
0: SPI enabled

HP3DC
IC HP3DCTR G-sensor LGA-16
PN = HPMH-15-023000011G

SMB_CLK_3 C318 1 2 33PF/50V/0402 NA
SMB_DATA_3 C306 1 2 33PF/50V/0402 NA


KB Backlit




FLEX Computing

Project Name:	H710D11	Title:	HDD_ODD_G-Sensor_KB BKL
Size:	Document Number:	HPMH-40GAB6600-B130	Rev: B
Date:	Monday, November 08, 2010	Sheet:	25 of 63

Web CAM




Blue Tooth




TouchScreen

Touch Screen power is 5V type


Peak 200mW 40mA




Finger Print




Touch Pad(Pick Button)




LID




PWRBTN BOARD




connector on Mother Board for
Power Button/LED/LID Daughter board




USB BOARD



Mini-PCIE - WLAN (Half size)




WLAN CONNECTOR



HP 2011 WLAN SPEC 2nd RF ON/OFF Pin
Primary path is to implement it on pin 51,
but 0 Ohm strap to pin 19 required for
Intel Rainbow Peak ES2 cards use
(QS will transition to pin 51).


Thermal Sensor
(REMOTE : DGPU)
(LOCAL : CPU)



THERMAL IC FOR CPU or DGPU

WINBOND	W83L771AWG	ODMH-15-00G0000017G 1001100x(98h)
ON SEMI	ADT7421ARMZ-REEL	???
GMT	G780P81U	???

FAN CONN




FLEX Computing


Project Name : H710D11		Title : THERM IC_FAN	
Size :	Document Number : HPMH-40GAB6600-B130		Rev : B
Date: Monday, November 08, 2010		Sheet : 28 of 63	

Card Reader

Layout note : all resistor & capacitor close to Chip pin & Connector pin




FOR 17" MB USE WTB CONNECTOR



FOR 15" MB ALL COMPONENT : NA

FOR 17" MB ALL COMPONENT : MOUNT

FOR 15" MB USE CardReader CONNECTOR



FOR 15" MB ALL COMPONENT : MOUNT

FOR 17" MB ALL COMPONENT : NA

D

C

B

A |

FLEX Computing

Project Name :
H710DI1

Title : **RESERVE**

Size :

Document Number :
HPMH-40GAB6600-B130

Rev : B


Date: Monday, November 08, 2010

Sheet :	32	of	63
---------	----	----	----

C9722 and C9725 GND
near by CODEC


HPF=275Hz GAIN=16dB

Front Speaker AMP



Headphone AMP

C11001 and C11002 AGND
near by CODEC



FLEX Computing

Project Name : H710D11		Title : Audio 2/3 SPK AMP	
Size :	Document Number :	HPMH-40GAB6600-B130	
Date: Monday, November 08, 2010	Rev : B	Sheet: 34 of 63	

If without supply Woofer all page NA

WOOFER AMP

HPA00836PWPR
HTSSOP28-25P6X220-TH

HPA00836PWPR
28PIN


C9742 GND
near by CODEC

5VS

GAIN 20dB

G1=0 G0=0 GAIN=20dB
G1=0 G0=1 GAIN=26dB
G1=1 G0=0 GAIN=32dB
G1=1 G0=1 GAIN=36dB

Kevin modify-0909












NA
Always NA


FLEX Computing

Project Name: H710DI1		Title: Audio 3/3 WOOFER AMP	
Size:	Document Number:	HPMH-40GAB6600-B130	
Date: Monday, November 08, 2010	Sheet: 35	Rev: B of 63	


USB3.0 NEC uDP720200



Clock select signal
0: 24 MHz crystal mode
1: 48 MHz external clock input




HPMH-10-00C0000024G
IC uPD720200AF1 USB3.0 FBGA-17




USB 2.0 2nd Source
HPMH-38-0040000078G
HPMH-38-0040000080G
HPMH-38-0040000087G


USB 3.0 2nd Source
HPMH-38-0040000068G
HPMH-38-0040000088G




USB3.0 3.3V



USB3.0 1.05V_USB




USB 2.0 Mount USB 3.0 NA



USB POWER SW



7/14 for USB3.0 and USB 2.0






7/14 USB 3.0 mount B
USB 2.0 mount B



FLEX Computing

Project Name : H710D11	Title : USB30_CNN/PWR_SW/1.1V/3.3V
Size : Document Number : HPMH-40CAB6600-B130	Rev : B
Date : Monday, November 08, 2010	Sheet : 37 of 63






ME2306D:
Vgs(th) : 1.0V(min),3.0V(max)
Rds(on) : 31m @ Vgs = 10V(MAX)
Rds(on) : 52m @ Vgs = 4.5V(MAX)
Id : 3.9A(Max)

ME4894-G:
Vgs(th) : 1.0V(min),3.0V(max)
Rds(on) : 11.7m @ Vgs = 10V (MAX)
Rds(on) : 18.2m @ Vgs = 4.5V(MAX)
Id : 11.5A(Max)

ME2301A:
Vgs(th) : -0.9V(max)
Rds(on) : 75m @ Vgs = -4.5V(MAX)
Id : -2.8A(Max)

3.3V

500mW / 3.3V



5V / 3.3VSTBY

Freq=300KHz
TDC = 7 A
OCP = 10 A


* Options 1.
5VSTBY

* Options 2.

Table 3. Enabling State

EN0	ENTRIP1	ENTRIP2	VREF	VREG5	VREG3	CH1	CH2	VCLK
GND	Don't Care	Don't Care	Off	Off	Off	Off	Off	Off
R to GND	Off	Off	On	On	On	Off	Off	Off
R to GND	On	Off	On	On	On	On	Off	Off
R to GND	Off	On	On	On	On	On	On	Off
R to GND	On	On	On	On	On	On	On	Off
Open	Off	Off	On	On	On	Off	Off	Off
Open	On	Off	On	On	On	On	Off	On
Open	Off	On	On	On	On	Off	On	Off
Open	On	On	On	On	On	On	On	On


PU3-m1
For layout request, no connect anything.



Freq=375KHz
TDC = 4 A
OCP = 5.7 A

INTEL HR / AMD DANUBE
Options 1 - 5VSTBY / 5V
Options 2 - 5VALW_ON / SUS_ON
Options 3 - 3V_5V_PWRGD / 3.3V_5V_PWRGD
Options 4 - 15V_ALW / 15VSTBY
Options 5 - 5VSTBY / 5V

For PCB Acoustic Noise



1.05VS_VCCIO
1.05VS

(38,45) 1.05VS_PWRGD

(38,46) 1.05V_VCCIO_EN

$$I_{OCP} = ((PR4551 * 10) / 8 * R_{ds(on)}) + I_{O(max)} / 6 = 18.4A$$

Freq=430KHz


RF pull down to GND with resistor : Auto-skip
RF connect to PGOOD with resistor : Force CCM

$$V_o = 0.75 * (1 + (PR529 / PR531)) = 0.75 * (1 + 0.47) = 1.107V$$

TDC=12.87A
OCP=15.54A


FLEX Computing

Project Name : H710DI1		Title : 1.05VS(TPS51218)	
Size : Custom	Document Number : HPMH-40GAB6600-B130		Rev : B
Date: Monday, November 08, 2010		Sheet: 44 of 63	


VCCSA

VCCSA_VID[0]	VCCSA_VID[1]	VCCSA
0	0	0.9
0	1	0.8


1.8VS



FLEX Computing		
Project Name : H710DI1		Title : 1.8VS
Size :	Document Number : HPMH-40GAB6600-B130	Rev : B
Date: Monday, November 08, 2010		Sheet : 47 of 63



(2) PCIE_MRX_GTX_P0[0..7] <<=====
 (2) PCIE_MRX_GTX_N0[0..7] <<=====
 (2) PCIE_MTX_GRX_P0[0..7] <<=====
 (2) PCIE_MTX_GRX_N0[0..7] <<=====





Whistler_M2
 IC 216-0810001 Whistler XT-M2 FCBGA-962
 HPMH-10-0020000048G

GPU TYPE	PN
Whistler XT	HPMH-10-0020000048G
Seymour-XT	HPMH-10-0020000049G























Project Name : H710D11		Title : Capilano_1/5_Pcie/LVDS
Size :	Document Number : HPMH-40GAB6600-B130	Rev : B
Date : Monday, November 08, 2010	Sheet : 48	of 63

For GDDR5 used




	DVPDATA_2	DVPDATA_1	DVPDATA_0
Seymour Hynix H5GQ2H24MFR-T2C (128Mx16) x4pcs	0	0	0
Seymour Samsung K4G20325FC-HC04 (128Mx16) x4pcs	0	0	1
Whistler Hynix H5GQ1H24AFR-T2C (64Mx16) x8pcs	0	1	0
Whistler Samsung K4G10325FE-HC04 (64Mx16) x8pcs	0	1	1
Seymour Hynix H5GQ1H24AFR-T2C (64Mx16) x4pcs	1	0	0
Seymour Samsung K4G10325FE-HC04 (64Mx16) x4pcs	1	0	1
Seymour Elpida EDW2032BABG-50-F(128Mx16) x4pcs	1	0	1
Whistler Elpida EDW1032BABG-50-F(64Mx16) x8pcs	1	1	1

PIN3	PIN7	PIN5	
S1	S0	Down	Spread%
L	L	OFF	
L	M	-0.5	
L	H	-2.5	
M	L	-0.25	
M	M	-0.75	
M	H	-1.0	
H	L	-1.5	
H	M	-2.0	Default
H	H	-3.0	






Whistler_M2
IC 216-0810001 Whistler XT-M2 FCBGA-96
HPMH-10-0020000048G




Place all these components very close to GPU (Within 25mm) and keep all component close to each Other (within 5mm) except Rser2


For GDDR5: $0.7 \cdot VDDR1$

For GDDR5: $0.7 \cdot VDDR1$






Whisper_M2
IC 216-0810001 Whisper XT-M2 FCBA-962
HPMH-10-0020000048G



Whistler_M2
IC 216-0810001 Whistler XT-M2 FC8GA-962
HPMH-10-0020000048G



BACO design options
See Apps Note

Seymour/Whistler
/Robson Supported

Park/Madison
Capilano/Broadway
Not Applicable

For PX_EN,
refer to the BACO
reference schematics
for detail

PX_EN is used to
control discrete GPU
regulators for
PowerXpress
(Switchable graphics)
BACO mode.

A pull-down resistor
is required.
Leave signal
unconnected
if not used.



FLEX Computing

Project Name : H710D11		Title : Capilano_5/5_PWR_DAC/GND	
Size :	Document Number : HPMH-40GAB6600-B130	Rev :	B
Date : Monday, November 08, 2010	Sheet :	52 of 63	

Signal	Seymour/Whistler	Robson/Park Medison/Capilano Broadway
Ball AC32 on M2	NC	DAC2 Output-C on M2 package
Ball AA29 on M2	NC	R2SET on M2 package
Ball AD32 on M2	NC	DAC2 Output- Y
Ball AG33 on M2	NC	A2VDD
Ball AD33 on M2	NC	A2VDDQ
Ball AF33 on M2	TSVSSQ	A2VSSQ
Ball AG33 AG32 on M2	NC	VDD2DI/VSS2DI
H2SYNC	GENLK_CLK: (3.3V) Reference clock input (3.3V) for pixel PLL received from frame-lock/ gen-lock interface	H2SYNC
V2SYNC	GENLK_VSYNC (3.3V) Frame timing indicator.Output to frame-lock/genlock interface	V2SYNC

Signal	Seymour/Whistler	Robson/Park Medison/Capilano Broadway
Ball AJ21 on M2 Ball AG13 on S3	SWAPLOCKA SwaplockA/B signals can be optionally used on a multi-GPU design with multiple display outputs to allow all displays in a group (group A or group B) to update at the same time and have synchronous left/right stereo timing. Genlock of the GPUs is also needed, either via a genlock system, or by feeding all GPUs with the same reference clock. Also connecting SwaplockB is preferred but not required. SwaplockA/B are open drain, 3.3V signals. If this feature is not required, these signals can be used as 3.3V GPIOs or left unconnected on the PCB.	Ball AJ21 is NC on M2 packages Ball AG13 is R2SET on S3 package
Ball AK21 on M2 Ball H12 on S3	SWAPLOCKB - see above On a multi-gpu design,SwaplockB from all GPUs are connected together with an external pull-up resistor (10K Ohms) . If this feature is not required, these signals can be used as 3.3V GPIOs or left unconnected on the PCB.	Ball AK21 is NC on M2 packages Ball AH12 is DAC2 Output- on S3 package

CONFIGURATION STRAPS				
STRAPS	PIN	DESCRIPTION	ASIC Deault	Status
TX_PWRS_ENB	GPIO0	Transmitter (Tx) power savings enable. 0: 50% Tx output swing 1: Full Tx output swing (DEFAULT)	0 Internal Pull Down	Mounted
TX_DEEMPH_EN	GPIO1	PCI Express transmitter deemphasis enable. 0: Tx de-emphasis disabled 1: Tx de-emphasis enabled (DEFAULT)		Mounted
RESERVED	GPIO2	0 : PCIe device as 2.5 GT/s capable 1 : PCIe device as 5.0 GT/s capable (DEFAULT)		Mounted
VGA_DIS	GPIO9	VGA disable determines whether or not the card will be recognized as the system's VGA controller (via the SUBCLASS field in the PCI configuration space): 0 : VGA Controller capacity enabled (DEFAULT) 1 : The device will not be recognized as the system's VGA controller		NA NA
BIOS_ROM_EN	GPIO_22_ROMCSB	Enable the external BIOS ROM device: 0 - Disable external BIOS ROM device (DEFAULT) 1 - Enable external BIOS ROM device		Mounted
CONFIG[2] CONFIG[1] CONFIG[0]	GPIO13 GPIO12 GPIO11	BIOS_ROM_EN = 1, Config[2:0] defines the ROM type. BIOS_ROM_EN = 0, Config[2:0] defines the primary memory aperture size Size of the primary memory apertures CONFIG[2:0] 128 MB 000 256 MB 001 (DEFAULT) 64 MB 010 32 MB 011		Mounted NA Mounted
VIP_DEVICE_STRAP_ENA	V2SYNC	IGNORE VIP DEVICE STRAPS L: Ignore VIP Device Strap (DEFAULT) H: Enable VIP Device Strap		NA
RESERVED RESERVED RESERVED RESERVED	H2SYNC GENERICC GPIO8 GPIO21_BB_EN			NA NA NA NA
AUD[1] AUD[0]	HSYNC VSYNC	AUD[1] AUD[0] 0 0 No audio function (DEFAULT) 0 1 Audio for DisplayPort only 1 0 Audio for DisplayPort and HDMI if dongle is detected 1 1 Audio for both DisplayPort and HDMI		NA NA








GPIO 13,12,11 CONFIG[2:0]
=>101 for FM25LV010


FLEX Computing

Project Name: H710D11		Title: Capilano_STRAPS/ChipDiff	
Size:	Document Number:	HPMH-40GAB6600-B130	Rev: B
Date: Monday, November 08, 2010		Sheet: 53 of 63	


UI NA
DI Mount



UI NA
DI Mount



L	H
DGPU ON	DGPU OFF



VID4 (PP2) (GPIO16)	VID3 (PP1) (GPIO20)	VID2 (PP0) (GPIO15)	VGA_CORE
0	0	1	1.05V
1	0	0	0.900V

VID						V _{DAC} (V)
6	5	4	3	2	1	0
0	1	0	0	1	0	1.0500
0	1	1	0	0	0	0.9000

5VS PU maybe leakage in BACO. Change to VGA_3.3VS

VGA_CORE EN change R and C for power down

PX_EN =0, for Normal Operation
PX_EN =1, for BACO MODE


PC17
35W==>HPMH-31-0020000064G 0.22u/25v_0603
15W==>HPMH-31-141047-950G 0.1uF/25V/0603

PL803
35W==>HPMH-32-800562-028G 0.56uH 25A PCMC104T-R56MN
15W==>HPMH-32-4000000181G 1uH 18A PCMC104T-1R0MN

PR6
35W==>HPMH-30-220021-990G 20K_0402_F
15W==>HPMH-30-154921-990G 54.9K_0402_F

PR13
35W==>HPMH-30-001006-990G 10_0402_J
15W==>HPMH-30-107521-990G 7.5K_0402_F

15W 時需改值



	15W	15W
TDC	15A	35A
OCF	22.5A	50A

OD, PU is at PCH/SB


15W 時MOUNTED

深藍色框內為15W NA


Seymour GDDR5 (15W)	
VID0	VGA_CORE
0	0.9
1	1.1

FLEX Computing	
Project Name: H710D11	Title: VGA_CORE(TPS51728)35W
Size: Custom	Document Number: HPMH-40GAB6600-B130
Date: Monday, November 08, 2010	Rev: 8
Sheet: 57	of 63


THERMAL




Power Diagram





G3 to S0 (without Deep S4/S5)



G3 to Sx (support Deep S4/S5) This Platform Without SUPPORT



S5 to S0



Blue: PWM

Green: EC

RED: MOSFET or Others

Timing diagram for RSMRST# signal transitions:

- Transitions:**
 - RSMRST# Low to 5V_ALM_ON Low (EC delay 10ms)
 - RSMRST# Low to 3VLANON# High (EC delay 2ms)
 - SLP_S3# Low to RSMRST# Low ($T_p > 500\mu s$)
- Signals and Connections:**
 - PM_RSMRST#** and **DPWROK** are tied together.
 - SUSPWRDNACK (SUS_PWR_ACK)** and **SUSACK# (SUSACK#_R)** are tied together.
- Other Signals:**
 - +V3.3A_RTC
 - RTC_RST#
 - B+
 - +V5A_LDO
 - EN2
 - (VCCDSW) (DC-DC) +V3.3A
 - EC_RST#
 - (PWRBTN TO EC) PWRBTN#
 - SUSCLK
 - ACPRESENT

Timing diagram for S4/S5 Deep Sleep mode. The diagram shows the relationship between various signals and the system state over time. The system starts in 'Running' state. A transition to 'Valid' state occurs at the first vertical dashed line. The signal +V3.3A_RTC is high. RTC_RST# is high. B+ is high. +V5A_LDO is high. EN2 is high. (VCCDSW) (DC-DC) +V3.3A is high. EC_RST# is high. VCCDSW is high. DPWROK is high. SLP_SUS# is high. VCCSUS is high. PM_RSMRST# is high. SUSACK# is high. SUSWARN# is high. SUSCLK is high. ACPRESENT is high. At the first vertical dashed line, SLP_SUS# transitions to low, VCCSUS transitions to low, PM_RSMRST# transitions to low, SUSACK# transitions to low, SUSWARN# transitions to low, SUSCLK transitions to low, and ACPRESENT transitions to low. The system state transitions from 'Running' to 'Valid'. At the second vertical dashed line, SLP_SUS# transitions back to high, VCCSUS transitions back to high, PM_RSMRST# transitions back to high, SUSACK# transitions back to high, SUSWARN# transitions back to high, SUSCLK transitions back to high, and ACPRESENT transitions back to high. The system state transitions from 'Valid' back to 'Running'.

RED: MOSFET or Others

Timing diagram for the Start Shutdown Sequence. The diagram shows various signals and their timing relative to a common clock. Key signals include SLP_S5#, SLP_S4#, (DC-DC) +V1.5, DDR_VTTR, (From EC) USB_ON, +V5A_USB, +V3.3A_USB, (Need confirm) +V5, (Need confirm) +V3.3, PM_APWR0K, SLP_S3#, +V5S, +V3.3S, (VccPLL) +V1.8S, 1.8S5S_PWRGD, (PCH Vcore) +V1.05S, +V1.05S_PWRGD, (VDDQ) +V1.5S, +V1.5S_CPIVDDQ, 1.5VCPUVDDQ_PWRGD, +V0.75S, 1.5V_DDR_PWRGD, PM_1.5S1.05SMPWRGD, (VCCP) (DC-DC) +V1.05S_VTT, +V1.05S_VTT_PWRGD, (VCCSA) (DC-DC) +V0.85S, +V0.85PWRGD, ALL_SYS_PWRGD, (PWROK) PM_PCH_PWROK, EC = GPO Low, PCH clock output, T218 and Tr(PROCPWRGD to PCH CLK > 10us), (CPU Vcore) +VCC_CORE, (iGPU Vcore) +VGFX_CORE, GTVR_PWRGOOD, DELAY_VR_PWRGOOD, Th (PM_PCH_PWRGD to DELAY_VR_PWRGOOD < 100ns), SYS_PWROK, T222 and Tw(SLP_S3# to SYS_PWROK > 0ms), (DRAMPWROK) PM_DRAM_PWRGD, T224 and Tk(DRAMPWROK to SLP_S4# > -100ns), (PROCPWRGD) H_CPU_PWRGD, SUS_STAT#, PCH_PLT_RST#, and a green box highlighting the Start Shutdown Sequence with a duration of >30us.

FLEX Computing		
Project Name: H710D11	Title: POWER OFF SEQUENCING	
Size:	Document Number: HPMH-40GAB6600-B130	Rev: B
Date: Monday, November 08, 2010		Sheet: 62 of 63

